A comparison of four methods for minimizing total tardiness on a single processor with sequence dependent setup times